



YES OPTOELECTRONICS CO.,LTD

SPECIFICATIONS

Product NO: YMS122250-0213AAAMFGN

DATE: MAR.18.2020

Prepared by	Approved by
王惠颖	牛红丽



CUSTOMER'S APPROVAL

APPROVED BY: \_\_\_\_\_ DATE: \_\_\_\_\_

YES OPTOELECTRONICS CO.,LTD

DD: No.288Yueling Road Anshan,Liaoning,CHINA

TEL: 86-412-5211859 FAX: 86-412-5211729 P.C.:114045

E-mail : [yes@yes-lcd.com](mailto:yes@yes-lcd.com), [yeslcd@globalsources.com](mailto:yeslcd@globalsources.com)

Web: <http://www.yes-lcd.com>

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 1 of 31

## REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	JAN.25.2017	New Creation	ALL	
1.1	SEP.04.2018	Update Over View Update Mechanical Drawing of EPD Update Electrical Characteristics Update Optical Specifications Update Reliability test Update Inspection condition	P4 P5 P7-9 P16 P17 P24	
2.0	MAR.13.2020	New Creation	ALL	

DATE	MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM		YES	YMS122250-0213AAAMFGN	Page 2 of 31

## LIST

1. Over View-----	(4)
2. Features-----	(4)
3. Mechanical Specifications-----	(4)
4. Mechanical Drawing of EPD module-----	(5)
5. Input /Output Pin Assignment-----	(6-7)
6. Electrical Characteristics-----	(7)
6.1 Absolute Maximum Rating-----	(7)
6.2 Panel DC Characteristics-----	(8)
6.3 Panel DC Characteristics(Driver IC Internal Regulators)-----	(9)
6.4 Panel AC Characteristics-----	(9)
6.4.1 MCU Interface Selection -----	(9)
6.4.2 MCU Serial Interface(4-wire SPI) -----	(9)
6.4.3 MCU Serial Interface(3-wire SPI) -----	(11-12)
6.4.4 Interface Timing-----	(12-13)
7. Command Table -----	(14-20)
8. Optical Specifications -----	(21)
9. Handling, Safety and Environment Requirements -----	(21)
10. Reliability test-----	(22)
11. Block Diagram-----	(23)
12. Typical Application Circuit with SPI Interface -----	(24)
13. Typical Operating Sequence -----	(25)
13.1 Normal Operation Flow -----	(25)
13.2 Normal Operation Reference Program Code-----	(26)
13.3 OTP Operation Flow-----	(27)
13.4 OTP Operation Reference Program Code-----	(28)
14. Part Number Definition-----	(28)
15. Inspection condition-----	(28)
15. 1 Environment-----	(28)
15. 2 Illuminance-----	(28)
15. 3 Inspection method-----	(28)
15. 4 Display area-----	(29)
15. 5 Inspection standard-----	(29)
15. 5.1 Electric inspection standard -----	(29)
15. 5.2 Appearance inspection standard -----	(30-31)
16.Packaging-----	(31)

DATE MAR.18.2020	<b>Version</b>	<b>2.0</b>	TECHNICAL SPECIFICATION
<b>LCM</b>	<b>YES</b>	YMS122250-0213AAAMFGN	Page 3 of 31

## 1. Over View

YMS122250-0213AAAMFGN is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black full display capabilities. The 2.13 inch active area contains 250×122 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

## 2. Features


- 250x122 pixels display
- High contrast, High reflectance
- Ultra wide viewing angle, Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage .
- I2C signal master interface to read external temperature sensor
- Built-in temperature sensor

## 3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122 (H)×250(V)	Pixel	Dpi:130
Active Area	23.705×48.55	mm	
Pixel Pitch	0.1942×0.1942	mm	
Pixel Configuration	Square		
Outline Dimension	29.2(H)×59.2 (V) ×1.0(D)	mm	
Weight	3.2±0.5	g	

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 4 of 31

### 4. Mechanical Drawing of EPD module



DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 5 of 31

## 5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	C	Positive Source driving voltage(Red)	
6	TSCL	O	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

DATE MAR.18.2020

Version

2.0

TECHNICAL SPECIFICATION

LCM

YES

YMS122250-0213AAAMFGN

Page 6 of 31

I = Input Pin, O =Output Pin, /O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
H	3- lines serial peripheral interface(SPI) - 9 bits SPI

## 6. Electrical Characteristics

### 6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOU	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°C.
Storage Temp range	TSTG	-25 to+70	°C.
Optimal StorageTemp	TSTGo	23±2	°C.
Optimal StorageHumidity	HSTGo	55±10	%RH

Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.


DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 7 of 31

## 6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	VSS	-		-	0	-	V
Logic supply voltage	VCI	-	VCI	2.2	3.0	3.7	V
Core logic voltage	VDD		VDD	1.7	1.8	1.9	V
High level input voltage	VIH	-	-	0.8 VCI	-	-	V
Low level input voltage	VIL	-	-	-	-	0.2 VCI	V
High level output voltage	VOH	IOH = -100µA	-	0.9 VCI	-	-	V
Low level output voltage	VOL	IOL = 100µA	-	-	-	0.1 VCI	V
Typical power	PTYP	VCI = 3.0V	-	-	10.5	-	mW
Deep sleep mode	PSTPY	VCI = 3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_VCI	VCI = 3.0V	-	-	3.5	-	mA
Image update time	-	25 °C	-	-	3	-	sec
Sleep mode current	Islp_VCI	DC/DC off No clock No input load Ram data retain	-	-	20	-	µA
Deep sleep mode current	Idslp_VCI	DC/DC off No clock No input load Ram data not retain	-	-	1	5	µA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by yes

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 8 of 31



### 6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	TBD	-	V
Positive Source output voltage	V <sub>SH</sub>	-	S <sub>0</sub> ~S <sub>121</sub>	+14.5	+15	+15.5	V
Negative Source output voltage	V <sub>SL</sub>	-	S <sub>0</sub> ~S <sub>121</sub>	-15.5	-15	-14.5	V
Positive gate output voltage	V <sub>GH</sub>	-	G <sub>0</sub> ~G <sub>249</sub>	+21	+22	+23	V
Negative gate output voltage	V <sub>GL</sub>	-	G <sub>0</sub> ~G <sub>249</sub>	-21	-20	-19	V

### 6.4 Panel AC Characteristics

#### 6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

#### 6.4.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.


Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	H	↑

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 9 of 31


**Figure 6-1: Write procedure in 4-wire SPI mode**



In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
3. After SCL change to low for the last bit of register, D/C# need to drive to high.
4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

**Figure 6-2: Read procedure in 4-wire SPI mode**



DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 10 of 31

### 6.4.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑

Note: ↑ stands for rising edge of signal

Figure 6-3: Write procedure in 3-wire SPI mode




In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.
2. D/C=0 is shifted thru SDA with one rising edge of SCL.
3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
4. D/C=1 is shifted thru SDA with one rising edge of SCL.
5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.


DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 11 of 31

**Figure 6-4: Read procedure in 3-wire SPI mode**



**6.4.4 Interface Timing**

The following specifications apply for: VSS=0V, VCI=3.0V, T<sub>opr</sub> =25°C.



**Changed Diagram**

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 12 of 31

**Serial Interface Timing Characteristics**

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

**Write mode**

Symbol	Parameter	Min	Typ.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

**Read mode**

Symbol	Parameter	Min	Typ.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

DATE MAR.18.2020	<b>Version</b>	<b>2.0</b>	TECHNICAL SPECIFICATION
<b>LCM</b>	<b>YES</b>	YMS122250-0213AAAMFGN	Page 13 of 31

## 7. Command Table

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting Set A[8:0]=0127h Set B[8:0]=00h	
0	1		A7	A6	A5	A4	A3	A2	A1	A0			
0	1		0	0	0	0	0	0	0	A8			
0	1		0	0	0	0	0	0	B2	B1	B0		
0	0	03	0	0	0	0	0	0	0	1	1	Gate Driving voltage control	Set Gate Driving voltage A[4:0]=17h[POR],VGH at 20V[POR] VGH setting from 10V to 20V
0	1		0	0	0	A4	A3	A2	A1	A0			
0	0	04	0	0	0	0	0	1	0	0		Source Driving voltage control	Set Source Driving voltage A[7:0]= 41h[POR],VSH1 at 15V B[7:0]=A Ch[POR],VSH2 at 5.4V C[7:0]= 32h[POR], VSL at -15V
0	1		A7	A6	A5	A4	A3	A2	A1	A0			
0	1		B7	B6	B5	B4	B3	B2	B1	B0			
0	1		C7	C6	C5	C4	C3	C2	C1	C0			
0	0	08	0	0	0	0	1	0	0	0		Initial Code Setting Program	Program Initial Code Setting The command required CLKEN=1, Refer to Register 0x22 for detail. BUSY pad will output high during operation
0	0	09	0	0	0	0	1	0	0	1		Write Register for Initial Code Setting	Write Register for Initial Code Setting Selection A[7:0] – D[7:0]: Reserved Details refer to Application Notes of Initial Code Setting
0	1		A7	A6	A5	A4	A3	A2	A1	A0			
0	1		B7	B6	B5	B4	B3	B2	B1	B0			
0	1		C7	C6	C5	C4	C3	C2	C1	C0			
0	1		D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0A	0	0	0	0	1	0	1	0		Read Register for Initial Code Setting	Read Register for Initial Code Setting
0	0	10	0	0	0	1	0	0	0	0		Deep Sleep mode	Deep Sleep mode Control: A[1:0] : Description 00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	1		0	0	0	0	0	0	0	A <sub>0</sub>			
0	1		0	0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		
0	1		1	A6	A5	A4	A3	A2	A1	A0			
0	1		1	B6	B5	B4	B3	B2	B1	B0			
0	1		1	C6	C5	C4	C3	C2	C1	C0			
0	1		0	0	D5	D4	D3	D2	D1	D0			
0	0	11	0	0	0	1	0	0	0	1		Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement. 01 - Y decrement, X increment, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction

DATE	MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM		YES	YMS122250-0213AAAMFGN	Page 14 of 31

0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start Control	<p>Booster Enable with Phase 1, Phase 2 and Phase 3 for soft start current and duration setting.</p> <p>A[7:0] -&gt; Soft start setting for Phase1 = 8Bh [POR]</p> <p>B[7:0] -&gt; Soft start setting for Phase2 = 9Ch [POR]</p> <p>C[7:0] -&gt; Soft start setting for Phase3 = 96h [POR]</p> <p>D[7:0] -&gt; Duration setting = 0Fh [POR]</p> <p>Bit Description of each byte:</p> <p>A[6:0] / B[6:0] / C[6:0]:</p> <p>Bit[6:4]</p> <p>Driving Strength Selection</p> <table border="0"> <tr><td>000</td><td>1(Weakest)</td></tr> <tr><td>001</td><td>2</td></tr> <tr><td>010</td><td>3</td></tr> <tr><td>011</td><td>4</td></tr> <tr><td>100</td><td>5</td></tr> <tr><td>101</td><td>6</td></tr> <tr><td>110</td><td>7</td></tr> <tr><td>111</td><td>8(Strongest)</td></tr> </table> <p>Bit[3:0]</p> <p>Min Off Time Setting of GDR [ Time unit ]</p> <table border="0"> <tr><td>0000</td><td>-</td></tr> <tr><td>0011</td><td>NA</td></tr> <tr><td>0100</td><td>2.6</td></tr> <tr><td>0101</td><td>3.2</td></tr> <tr><td>0110</td><td>3.9</td></tr> <tr><td>0111</td><td>4.6</td></tr> <tr><td>1000</td><td>5.4</td></tr> <tr><td>1001</td><td>6.3</td></tr> <tr><td>1010</td><td>7.3</td></tr> <tr><td>1011</td><td>8.4</td></tr> <tr><td>1100</td><td>9.8</td></tr> <tr><td>1101</td><td>11.5</td></tr> <tr><td>1110</td><td>13.8</td></tr> <tr><td>1111</td><td>16.5</td></tr> </table> <p>D[5:0]: duration setting of phase</p> <p>D[5:4]: duration setting of phase 3</p> <p>D[3:2]: duration setting of phase 2</p> <p>D[1:0]: duration setting of phase 1</p> <p>Bit[1:0]</p> <p>Duration of Phase [Approximation]</p> <table border="0"> <tr><td>00</td><td>10ms</td></tr> <tr><td>01</td><td>20ms</td></tr> <tr><td>10</td><td>30ms</td></tr> <tr><td>11</td><td>40ms</td></tr> </table>	000	1(Weakest)	001	2	010	3	011	4	100	5	101	6	110	7	111	8(Strongest)	0000	-	0011	NA	0100	2.6	0101	3.2	0110	3.9	0111	4.6	1000	5.4	1001	6.3	1010	7.3	1011	8.4	1100	9.8	1101	11.5	1110	13.8	1111	16.5	00	10ms	01	20ms	10	30ms	11	40ms
000	1(Weakest)																																																															
001	2																																																															
010	3																																																															
011	4																																																															
100	5																																																															
101	6																																																															
110	7																																																															
111	8(Strongest)																																																															
0000	-																																																															
0011	NA																																																															
0100	2.6																																																															
0101	3.2																																																															
0110	3.9																																																															
0111	4.6																																																															
1000	5.4																																																															
1001	6.3																																																															
1010	7.3																																																															
1011	8.4																																																															
1100	9.8																																																															
1101	11.5																																																															
1110	13.8																																																															
1111	16.5																																																															
00	10ms																																																															
01	20ms																																																															
10	30ms																																																															
11	40ms																																																															

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 15 of 31



0	0	12	0	0	0	1	0	0	1	0	SWRES ET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	18	0	0	0	1	1	0	0	0	Temperat ure Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	0	1A	0	0	0	1	1	0	1	0	Temperat ure Sensor Control (Write to temperat ure register)	Write to temperature register. A[11:0] = 7FFh [POR]
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	0	0	0	0		
0	0	20	0	0	1	0	0	0	0	0	Master Activatio n	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	RAM content option for Display Update A[7:0] = 00h [POR] B[7:0] = 00h [POR] A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content B[7] Source Output Mode 0 Available Source from S0 to S175 1 Available Source from S8 to S167
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	0	0	0	0	0	0	0		

DATE	MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 16 of 31	



0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	<p>Display Update Sequence Option:            Enable the stage for Master Activation            A[7:0]= FFh (POR)            Operating sequence            Parameter            (in Hex)            Enable clock signal 80            Disable clock signal 01            Enable clock signal                Enable Analog            C0            Disable Analog                Disable clock signal            03            Enable clock signal                Load LUT with DISPLAY Mode 1                Disable clock signal            91            Enable clock signal                Load LUT with DISPLAY Mode 2                Disable clock signal            99            Enable clock signal                Load temperature value                Load LUT with DISPLAY Mode 1                Disable clock signal            B1            Enable clock signal                Load temperature value                Load LUT with DISPLAY Mode 2                Disable clock signal            B9            Enable clock signal                Enable Analog                Display with DISPLAY Mode 1                Disable Analog                Disable OSC            C7            Enable clock signal                Enable Analog                Display with DISPLAY Mode 2                Disable Analog                Disable OSC            CF            Enable clock signal                Enable Analog                Load temperature value                DISPLAY with DISPLAY Mode 1                Disable Analog                Disable OSC            F7            Enable clock signal                Enable Analog                Load temperature value</p>
0	1		A7	A6	A5	A4	A3	A2	A1	A0		

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 17 of 31

0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26)	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VCOM register from MCU interface A[7:0] = 00h [POR]
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Register for Display Option:
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Read for Display Option	A[7:0]: VCOM OTP Selection (Command 0x37, Byte A)
1	1		B7	B6	B5	B4	B3	B2	B1	B0		B[7:0]: VCOM Register (Command 0x2C)
1	1		C7	C6	C5	C4	C3	C2	C1	C0		C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F) [5 bytes]
1	1		D7	D6	D5	D4	D3	D2	D1	D0		
1	1		E7	E6	E5	E4	E3	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	F1	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		H[7:0]~K[7:0]: Waveform Version (Command 0x37, Byte G to Byte J) [4 bytes]
1	1		H7	H6	H5	H4	H3	H2	H1	H0		
1	1		I7	I6	I5	I4	I3	I2	I1	I0		
1	1		J7	J6	J5	J4	J3	J2	J1	J0		
1	1		K7	K6	K5	K4	K3	K2	K1	K0		

DATE	MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM		YES	YMS122250-0213AAAMFGN	Page 18 of 31

0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface [153 bytes], which contains the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY] Refer to Session 6.7 WAVEFORM SETTING
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences

DATE	MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 19 of 31	

0	0	3C	0	0	1	1	1	1	0	0		Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HiZ.
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	0	A <sub>1</sub>	A <sub>0</sub>		A [7:6] :Select VBD option A[7:6] Select VBD as 00 GS Transition, Defined in A[2] and A[1:0] 01 Fix Level, Defined in A[5:4] 10 VCOM 11[POR] HiZ A [5:4] Fix Level Setting for VBD A[5:4] VBD level 00 VSS 01 VSH1 10 VSL 11 VSH2 A[2] GS Transition control A[2] GS Transition control 0 Follow LUT (Output VCOM @ RED) 1 Follow LUT A [1:0] GS Transition setting for VBD A[1:0] VBD Transition 00 LUT0 01 LUT1 10 LUT2 11 LUT3
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit A[4:0]: XSA[4:0], X Start, POR = 00h B[4:0]: XEA[4:0], X End, POR = 14h
0	1		0	0	0	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		
0	1		0	0	0	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit A[8:0]: YSA[8:0], Y Start, POR = 0127h B[8:0]: YEA[8:0], Y End, POR = 0000h
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		
0	1		0	0	0	0	0	0	0	B <sub>8</sub>		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[4:0]: XAD[4:0], POR is 00h
0	1		0	0	0	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0]: YAD[8:0], POR is 0127h
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 20 of 31

## 8.Optical Specifications

Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	indoor	8:1		-		8-2
GN	2Grey Level	-	-	$DS+(WS-DS)*n(m-1)$			8-3
T update	Image update time	at 25 °C	-	3	-	sec	
Life		Topr		1000000times or 5years			

**Notes: 8-1. Luminance meter: Eye-One Pro Spectrophotometer.**

**8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.**

**8-3 WS: White state, DS: Dark state**

## 9. Handling, Safety and Environment Requirements

### Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

### Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status	
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 21 of 31


## 10. Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T = +70°C, RH=40% ,240h Test in white pattern
3	High-Temperature Operation	T = +50°C, RH = 30% ,240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=+40°C, RH=90%,240h
6	High Temperature, High Humidity Storage	T=+60°C, RH=80%,240h Test in white pattern
7	Temperature Cycle	1 cycle: [-25°C 30min] → [+70 °C 30 min] : 100 cycles Test in white pattern
8	UV exposure Resistance	765W/m <sup>2</sup> for 168hrs, 40 °C Test in white pattern
9	ESD Gun	Air +/-15KV; Contact +/-8KV (Test finished product shell, not display only) Air +/-8KV; Contact +/-6KV (Naked EPD display, no including IC and FPC area) Air +/-4KV; Contact +/-2KV (Naked EPD display, including IC and FPC area)

**Note: Put in normal temperature for 1hour after test finished, display performance is ok.**


DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 22 of 31

11. Block Diagram



DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 23 of 31

## 12. Typical Application Circuit with SPI Interface




Part Name	Value	Reference Part	Requirements for spare part
C4 C7	1uF	X5R/X7R; Voltage Rating: 6v or 25v	
C1 C2 C3 C6 C8 C9	1uF	0402/0603/0805; X5R/X7R; Voltage Rating: 25v	
C10	0.47uF/1 uF	0603/0805; X7R; Voltage Rating: 25v NOTE: Effective capacitance >0.25uF @ 18v DC bias	
R1	2.2Ohm	0402,0603,0805; 1% variation, ≥ 0.05W	
D4 D5 D6	Diode	MBR0530	1) Reverse DC Voltage ≥ 30V 2) I <sub>o</sub> ≥ 500mA 3) Forward voltage ≤ 430mV
Q1	NMOS	Si1304BDL/NX3008NBK	1) Drain-Source breakdown voltage ≥ 30v 2) V <sub>gs(th)</sub> = 0.9v(Typ), 1.3v(Max) 3) r <sub>ds on</sub> ≤ 2.1Ω @ V <sub>gs</sub> = 2.5v
L2	47UH	CDRH2D18/LDNP-470NC	1) I <sub>o</sub> = 500mA(max)

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 24 of 31



### 13. Typical Operating Sequence

#### 13.1 Normal Operation Flow




DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 25 of 31

### 13.2 Normal Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
POWER ON		
delay	10ms	
PIN CONFIG		
RESE#	low	Hardware reset
delay	200us	
RESE#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
Command 0x01	Data 0xF9 0x00 0x00	Set display size and driver output control
Command 0x11	Data 0x01	Ram data entry mode
Command 0x44	Data 0x01 0x10	Set Ram X address
Command 0x45	Data 0xF9 0x00 0x00 0x00	Set Ram Y address
Command 0x3C	Data 0x05	Set border
SET VOLTAGE AND LOAD LUT		
Command 0x2C	Data 0x36	Set VCOM value
Command 0x03	Data 0x17	Gate voltage setting
Command 0x04	Data 0x41 0x00 0x32	Source voltage setting
Command 0x32	Write 153bytes LUT	Load LUT
LOAD IMAGE AND UPDATE		
Command 0x4E	Data 0x01	Set Ram X address counter
Command 0x4F	Data 0xF9 0x00	Set Ram Y address counter
Command 0x24	4000bytes	Load image (128/8*250)(BW)
Command 0x22	Data 0XC7	Image update
Command 0x20		
Read busy pin		Wait for busy low
Command 0x10	Data 0X01	Enter deep sleep mode
POWER OFF		

DATE MAR.18.2020	<b>Version</b>	<b>2.0</b>	TECHNICAL SPECIFICATION
<b>LCM</b>	<b>YES</b>	YMS122250-0213AAAMFGN	Page 26 of 31

### 13.3 OTP Operation Flow



DATE MAR.18.2020	<b>Version</b>	<b>2.0</b>	TECHNICAL SPECIFICATION
LCM	<b>YES</b>	YMS122250-0213AAAMFGN	Page 27 of 31

### 13.4 OTP Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
POWER ON		
delay	10ms	
PIN CONFIG		
RESE#	low	Hardware reset
delay	200us	
RESE#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
SET VOLTAGE AND LOAD LUT		
LOAD IMAGE AND UPDATE		
Command 0x24	4000bytes	Load image (128/8*250)(BW)
Command 0x20		
Read busy pin		Wait for busy low
Command 0x10	Data 0X01	Enter deep sleep mode
POWER OFF		

### 14. Part Number Definition

TBD

### 15. Inspection condition

#### 15.1 Environment


Temperature: 25±3°C

Humidity: 55±10%RH

#### 15.2 Illuminance


Brightness:1200~1500LUX;distance:20-30CM;Angle:Relate 30°surround.

#### 15.3 Inspection method





DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 28 of 31

15. 4 Display area








15. 5 Inspection standard

15. 5.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA	Visual inspection	
2	Black/White spots	 $D \leq 0.25\text{mm}$ , Allowed $0.25\text{mm} < D \leq 0.4\text{mm}$ , $N \leq 3$ , and Distance $\geq 5\text{mm}$ $0.4\text{mm} < D$ Not Allow	MI		
3	Black/White spots (No switch)	 $L \leq 0.6\text{mm}$ , $W \leq 0.2\text{mm}$ , $N \leq 1$ $L \leq 2.0\text{mm}$ , $W > 0.2\text{mm}$ , Not Allow $L > 0.6\text{mm}$ , Not Allow		Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 29 of 31

15.5.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 <p><math>D = (L + W) / 2</math>  <math>D \leq 0.25\text{mm}</math>, Allowed  <math>0.25\text{mm} &lt; D \leq 0.4\text{mm}</math>, <math>N \leq 3</math>  <math>D &gt; 0.4\text{mm}</math>, Not Allow</p>	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual / Microscope	Zone A Zone B
3	Dirty	Allowed if can be removed	MI		Zone A Zone B
4	Chips/Scratch/ Edge crown	 <p><math>X \leq 3\text{mm}, Y \leq 0.5\text{mm}</math> And without affecting the electrode is permissible</p>  <p><math>2\text{mm} \leq X</math> or <math>2\text{mm} \leq Y</math> Not Allow</p>  <p><math>W \leq 0.1\text{mm}, L \leq 5\text{mm}</math>, No harm to the electrodes and <math>N \leq 2</math> allow</p>	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	 <p>Not Allow</p>	MA	Visual / Microscope	Zone A Zone B

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 30 of 31

6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers oxidation/ scratch	 Not Allow	MA	Visual / Microscope	Zone B
8	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3\text{mm}$ , $Y \leq 0.3\text{mm}$ Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
9	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl $\leq 1\%$	MI	Visual / Ruler	Zone B
10	Edge glue height/ Edge glue bubble	Edge Adhesives $H \leq \text{PS surface}$ (Including protect film) Edge adhesives seep in $\leq 1/2$ Margin width Length excluding Edge adhesives bubble; bubble Width $\leq 1/2$ Margin width; Length $\leq 0.5\text{mm}$ , $n \leq 5$			
11	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	
12	Silicon glue	Thickness $\leq \text{PS surface (With protect film)}$ ; Full cover the IC; Shape: The width on the FPC $\leq 0.5\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) smooth surface.No obvious raised.	MI	Visual Inspection	
13	Warp degree (TFT substrate)	$t \leq 2.0\text{mm}$	MI	Ruler	
14	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	

16.Packaging  
TBD

DATE MAR.18.2020	Version	2.0	TECHNICAL SPECIFICATION
LCM	YES	YMS122250-0213AAAMFGN	Page 31 of 31